mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-31 02:06:39 +02:00
Add boundary to every module and pgate for visual debug.
This commit is contained in:
@@ -49,6 +49,7 @@ class dff_buf_array(design.design):
|
||||
self.height = self.rows * self.dff.height
|
||||
self.place_dff_array()
|
||||
self.add_layout_pins()
|
||||
self.add_boundary()
|
||||
self.DRC_LVS()
|
||||
|
||||
def add_pins(self):
|
||||
|
||||
Reference in New Issue
Block a user