luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix minimum pinv sizing

This commit is contained in:
jcirimel 2020-04-18 05:51:21 -07:00
parent add9ec7b28
commit f590ecf83c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/pgates/pgate.py
View File

@ -332,7 +332,7 @@ class pgate(design.design):
debug.error("invalid tx type") debug.error("invalid tx type")
bins = bins[0:bisect_left(bins, target_width) + 1] bins = bins[0:bisect_left(bins, target_width) + 1]
if len(bins) == 1: if len(bins) == 1:
selected_bins = (bins[0], math.ceil(target_width / bins[0])) scaled_bins = [(bins[0], math.ceil(target_width / bins[0]))]
else: else:
scaled_bins = [] scaled_bins = []
scaled_bins.append((bins[-1], 1)) scaled_bins.append((bins[-1], 1))