mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 08:27:11 +02:00
Getting single bank to work reliably. Removed tri_gate from bank
for now. Will add it in multibank arrays only. Not needed for separate DIN and DOUT ports.
This commit is contained in:
@@ -39,6 +39,7 @@ class layout(lef.lef):
|
||||
shift the origin in the lowest left corner """
|
||||
offset = self.find_lowest_coords()
|
||||
self.translate_all(offset)
|
||||
return offset
|
||||
|
||||
def get_gate_offset(self, x_offset, height, inv_num):
|
||||
"""Gets the base offset and y orientation of stacked rows of gates
|
||||
|
||||
Reference in New Issue
Block a user