mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-06 17:35:28 +02:00
altered bitcell, pbitcell, and bitcell array modules to accomodate additional bitline reference functions
This commit is contained in:
@@ -1090,8 +1090,8 @@ class pbitcell(pgate.pgate):
|
||||
return row_pins
|
||||
|
||||
|
||||
def list_column_pins(self):
|
||||
""" Creates a list of all column pins """
|
||||
def list_all_column_pins(self):
|
||||
""" Creates a list of all bitline pins """
|
||||
column_pins = []
|
||||
for k in range(self.num_readwrite):
|
||||
column_pins.append("rwbl{0}".format(k))
|
||||
@@ -1105,6 +1105,30 @@ class pbitcell(pgate.pgate):
|
||||
|
||||
return column_pins
|
||||
|
||||
def list_column_pins(self):
|
||||
""" Creates a list of all bitline bar pins """
|
||||
column_pins = []
|
||||
for k in range(self.num_readwrite):
|
||||
column_pins.append("rwbl{0}".format(k))
|
||||
for k in range(self.num_write):
|
||||
column_pins.append("wbl{0}".format(k))
|
||||
for k in range(self.num_read):
|
||||
column_pins.append("rbl{0}".format(k))
|
||||
|
||||
return column_pins
|
||||
|
||||
def list_column_bar_pins(self):
|
||||
""" Creates a list of all bitline bar pins """
|
||||
column_pins = []
|
||||
for k in range(self.num_readwrite):
|
||||
column_pins.append("rwbl_bar{0}".format(k))
|
||||
for k in range(self.num_write):
|
||||
column_pins.append("wbl_bar{0}".format(k))
|
||||
for k in range(self.num_read):
|
||||
column_pins.append("rbl_bar{0}".format(k))
|
||||
|
||||
return column_pins
|
||||
|
||||
def list_read_column_pins(self):
|
||||
""" Creates a list of column pins associated with read ports """
|
||||
column_pins = []
|
||||
|
||||
Reference in New Issue
Block a user