luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed various issues with imported code from CACTI, added CACTI as an option for analytical sim, added placeholder names in tech files for CACTI

Browse Source
This commit is contained in:
Hunter Nichols
2021-07-12 15:48:47 -07:00
parent 2c9f755a73
commit ebc91814e5
4 changed files with 40 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/freepdk45/tech/tech.py
+5
View File
@@ -456,6 +456,11 @@ parameter["sa_inv_pmos_size"] = 0.54 # micro-meters
parameter["sa_inv_nmos_size"] = 0.27 # micro-meters
parameter["bitcell_drain_cap"] = 0.1 # In Femto-Farad, approximation of drain capacitance
# Spice Values uses to calculate analytical delay based on CACTI equations
# FIXME: temp values used currently. Need to be derived from simulations or the SPICE model
spice["r_nch_on"] = 0
spice["r_pch_on"] = 0
###################################################
# Technology Tool Preferences
###################################################
technology/scn4m_subm/tech/tech.py
+5
View File
@@ -403,6 +403,11 @@ parameter["sa_inv_pmos_size"] = 18 * _lambda_
parameter["sa_inv_nmos_size"] = 9 * _lambda_
parameter["bitcell_drain_cap"] = 0.2 # In Femto-Farad, approximation of drain capacitance
# Spice Values uses to calculate analytical delay based on CACTI equations
# FIXME: temp values used currently. Need to be derived from simulations or the SPICE model
spice["r_nch_on"] = 0
spice["r_pch_on"] = 0
###################################################
# Technology Tool Preferences
###################################################