luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'dev' into laptop_checkpoint

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2021-04-14 15:58:06 -07:00
parent 2f1d7b879f b6f3fbdd1f
commit e976c4043b
42 changed files with 373 additions and 156 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/port_data.py
+1 -1
View File
@@ -280,7 +280,7 @@ class port_data(design.design):
self.br_names = self.bitcell.get_all_br_names()
self.wl_names = self.bitcell.get_all_wl_names()
# used for bl/br names
self.precharge = factory.create(module_type="precharge",
self.precharge = factory.create(module_type=OPTS.precharge,
bitcell_bl=self.bl_names[0],
bitcell_br=self.br_names[0])
compiler/modules/precharge_array.py
+1 -1
View File
@@ -72,7 +72,7 @@ class precharge_array(design.design):
self.DRC_LVS()
def add_modules(self):
self.pc_cell = factory.create(module_type="precharge",
self.pc_cell = factory.create(module_type=OPTS.precharge,
size=self.size,
bitcell_bl=self.bitcell_bl,
bitcell_br=self.bitcell_br)
compiler/modules/sense_amp_array.py
+2 -2
View File
@@ -146,10 +146,10 @@ class sense_amp_array(design.design):
inst = self.local_insts[i]
for gnd_pin in inst.get_pins("gnd"):
self.copy_power_pin(gnd_pin, directions=("V", "V"))
self.copy_power_pin(gnd_pin)
for vdd_pin in inst.get_pins("vdd"):
self.copy_power_pin(vdd_pin, directions=("V", "V"))
self.copy_power_pin(vdd_pin)
bl_pin = inst.get_pin(inst.mod.get_bl_names())
br_pin = inst.get_pin(inst.mod.get_br_names())