mirror of https://github.com/VLSIDA/OpenRAM.git
fixed area not being found
This commit is contained in:
parent
e890c0e188
commit
e3ff9b53e9
|
|
@ -559,6 +559,7 @@ class lib:
|
|||
LVS = str(total_lvs_errors)
|
||||
|
||||
datasheet.write("{0},{1},".format(DRC, LVS))
|
||||
# write area
|
||||
datasheet.write(str(self.sram.width * self.sram.height)+',')
|
||||
# write timing information for all ports
|
||||
for port in self.all_ports:
|
||||
|
|
|
|||
|
|
@ -112,10 +112,10 @@ def parse_characterizer_csv(f, pages):
|
|||
LVS = row[col]
|
||||
col += 1
|
||||
|
||||
AREA = row[col]
|
||||
ANALYTICAL_MODEL = row[col]
|
||||
col += 1
|
||||
|
||||
ANALYTICAL_MODEL = row[col]
|
||||
AREA = row[col]
|
||||
col += 1
|
||||
|
||||
for sheet in pages:
|
||||
|
|
|
|||
Loading…
Reference in New Issue