luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix LEF test mismatch in regression.

This commit is contained in:
Matt Guthaus 2018-01-12 08:54:31 -08:00
parent 1701eac1a9
commit e0a6b59773
2 changed files with 0 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
compiler/tests/golden/sram_2_16_1_freepdk45.lef
View File

@ -423,10 +423,6 @@ MACRO sram_2_16_1_freepdk45
RECT 14872.5 41182.5 14937.5 41317.5 ;
RECT 14682.5 41767.5 14747.5 41902.5 ;
RECT 15062.5 41767.5 15127.5 41902.5 ;
RECT 14682.5 41182.5 14747.5 41317.5 ;
RECT 14872.5 41182.5 14937.5 41317.5 ;
RECT 14682.5 41767.5 14747.5 41902.5 ;
RECT 15062.5 41767.5 15127.5 41902.5 ;
RECT 14520.0 41477.5 15225.0 41542.5 ;
RECT 14520.0 42205.0 15225.0 42270.0 ;
RECT 15577.5 41767.5 15642.5 42270.0 ;
@ -448,10 +444,6 @@ MACRO sram_2_16_1_freepdk45
RECT 15577.5 41182.5 15642.5 41317.5 ;
RECT 15387.5 41767.5 15452.5 41902.5 ;
RECT 15767.5 41767.5 15832.5 41902.5 ;
RECT 15387.5 41182.5 15452.5 41317.5 ;
RECT 15577.5 41182.5 15642.5 41317.5 ;
RECT 15387.5 41767.5 15452.5 41902.5 ;
RECT 15767.5 41767.5 15832.5 41902.5 ;
RECT 15225.0 41477.5 15930.0 41542.5 ;
RECT 15225.0 42205.0 15930.0 42270.0 ;
RECT 14520.0 41477.5 15930.0 41542.5 ;

8
compiler/tests/golden/sram_2_16_1_scn3me_subm.lef
View File

@ -398,10 +398,6 @@ MACRO sram_2_16_1_scn3me_subm
RECT 181200.0 427200.0 182400.0 428400.0 ;
RECT 178800.0 436200.0 180000.0 437400.0 ;
RECT 183600.0 436200.0 184800.0 437400.0 ;
RECT 178800.0 427200.0 180000.0 428400.0 ;
RECT 181200.0 427200.0 182400.0 428400.0 ;
RECT 178800.0 436200.0 180000.0 437400.0 ;
RECT 183600.0 436200.0 184800.0 437400.0 ;
RECT 175800.0 429600.0 186000.0 430500.0 ;
RECT 175800.0 443700.0 186000.0 444600.0 ;
RECT 191400.0 436200.0 192600.0 444600.0 ;
@ -423,10 +419,6 @@ MACRO sram_2_16_1_scn3me_subm
RECT 191400.0 427200.0 192600.0 428400.0 ;
RECT 189000.0 436200.0 190200.0 437400.0 ;
RECT 193800.0 436200.0 195000.0 437400.0 ;
RECT 189000.0 427200.0 190200.0 428400.0 ;
RECT 191400.0 427200.0 192600.0 428400.0 ;
RECT 189000.0 436200.0 190200.0 437400.0 ;
RECT 193800.0 436200.0 195000.0 437400.0 ;
RECT 186000.0 429600.0 196200.0 430500.0 ;
RECT 186000.0 443700.0 196200.0 444600.0 ;
RECT 175800.0 429600.0 196200.0 430500.0 ;