luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Rotate via

This commit is contained in:
Matt Guthaus 2018-04-23 09:18:34 -07:00
parent 269d553857
commit e04f53dc27
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/modules/bank.py
View File

@ -619,11 +619,9 @@ class bank(design.design):
sa_data_out = self.sense_amp_array_inst.get_pin("data[{}]".format(i)).bc() sa_data_out = self.sense_amp_array_inst.get_pin("data[{}]".format(i)).bc()
self.add_via_center(layers=("metal2", "via2", "metal3"), self.add_via_center(layers=("metal2", "via2", "metal3"),
offset=tri_gate_in, offset=tri_gate_in)
rotate=90)
self.add_via_center(layers=("metal2", "via2", "metal3"), self.add_via_center(layers=("metal2", "via2", "metal3"),
offset=sa_data_out, offset=sa_data_out)
rotate=90)
self.add_path("metal3",[sa_data_out,tri_gate_in]) self.add_path("metal3",[sa_data_out,tri_gate_in])
def route_tri_gate_out(self): def route_tri_gate_out(self):