luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Bitcell and bitcell array can be named the same.

This commit is contained in:
Matt Guthaus 2018-11-16 12:00:23 -08:00
parent 5e0eb609da
commit e040fd12f9
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/base/hierarchy_design.py
View File

@ -36,6 +36,8 @@ class hierarchy_design(hierarchy_spice.spice, hierarchy_layout.layout):
# aren't unique # aren't unique
ok_list = ['contact', ok_list = ['contact',
'ptx', 'ptx',
'pbitcell',
'bitcell',
'sram', 'sram',
'hierarchical_predecode2x4', 'hierarchical_predecode2x4',
'hierarchical_predecode3x8'] 'hierarchical_predecode3x8']