luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 07:43:32 +02:00
Code Issues Packages Projects Releases Wiki Activity

Begin adding wmask netlist and spice tests.

Browse Source
This commit is contained in:
jsowash
2019-07-12 10:34:29 -07:00
parent 5258016c9f
commit dfa2b29b8f
9 changed files with 342 additions and 33 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/multibank.py
+9 -3
View File
@@ -187,9 +187,15 @@ class multibank(design.design):
words_per_row=self.words_per_row)
self.add_mod(self.sense_amp_array)
self.write_driver_array = self.mod_write_driver_array(columns=self.num_cols,
word_size=self.word_size)
self.add_mod(self.write_driver_array)
if (self.write_size != self.word_size):
self.write_mask_driver_array = self.mod_write_mask_driver_array(columns=self.num_cols,
word_size=self.word_size,
write_size=self.write_size)
self.add_mod(self.write_mask_driver_array)
else:
self.write_driver_array = self.mod_write_driver_array(columns=self.num_cols,
word_size=self.word_size)
self.add_mod(self.write_driver_array)
self.row_decoder = self.mod_decoder(rows=self.num_rows)
self.add_mod(self.row_decoder)