luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Changed unit capacitance from CACTI estimation to PTM estimation.

This commit is contained in:
Hunter Nichols 2021-08-25 15:23:12 -07:00
parent 12c03ddd9f
commit de2dae4030
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
technology/freepdk45/tech/tech.py
View File

@ -425,7 +425,7 @@ spice["nom_temperature"] = 25 # Nominal temperature (celcius)
# analytical delay parameters
spice["nom_threshold"] = 0.4 # Typical Threshold voltage in Volts
spice["wire_unit_r"] = 0.25 # Unit wire resistance in ohms/square
spice["wire_unit_c"] = 2.3e-16 # Unit wire capacitance F/um^2, calculated from CACTI 45dat
spice["wire_unit_c"] = 2.3e-15 # Unit wire capacitance F/um^2, calculated from PTM
spice["min_tx_drain_c"] = 0.7 # Minimum transistor drain capacitance in ff
spice["min_tx_gate_c"] = 0.2 # Minimum transistor gate capacitance in ff
spice["dff_setup"] = 9 # DFF setup time in ps