luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove EOL whitespace globally

Browse Source
This commit is contained in:
mrg
2020-11-03 06:29:17 -08:00
parent aec5865d71
commit da721a677d
295 changed files with 2808 additions and 2811 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/05_pbitcell_array_test.py
+2 -2
View File
@@ -29,7 +29,7 @@ class pbitcell_array_test(openram_test):
OPTS.num_w_ports = 2
a = factory.create(module_type="bitcell_array", cols=4, rows=4)
self.local_check(a)
debug.info(2, "Testing 4x4 array for multiport bitcell, with write ports at the edge of the bit cell")
OPTS.bitcell = "pbitcell"
OPTS.num_rw_ports = 2
@@ -37,7 +37,7 @@ class pbitcell_array_test(openram_test):
OPTS.num_w_ports = 2
a = factory.create(module_type="bitcell_array", cols=4, rows=4)
self.local_check(a)
debug.info(2, "Testing 4x4 array for multiport bitcell, with read/write ports at the edge of the bit cell")
OPTS.bitcell = "pbitcell"
OPTS.num_rw_ports = 2