luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use packages for imports.

Browse Source 
Must set PYTHONPATH to include OPENRAM_HOME now.
Reorganizes subdirs as packages.
Rewrites unit tests to use packages.
Update README.md with instructions, dependencies etc.
Update sky130 module imports.
Change tech specific package from modules to custom.
This commit is contained in:
mrg
2022-07-13 15:55:57 -07:00
parent 58ea148d47
commit d92c7a634d
388 changed files with 1450 additions and 1391 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/orig_bitcell_array.py
+1 -1
View File
@@ -5,7 +5,7 @@
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
from bitcell_base_array import bitcell_base_array
from .bitcell_base_array import bitcell_base_array
from tech import drc, spice
from globals import OPTS
from sram_factory import factory