luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update golden tests for verilog

This commit is contained in:
mrg 2021-05-06 19:56:22 -07:00
parent 57c58ce4a5
commit d43edd95e4
2 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/tests/golden/sram_2_16_1_freepdk45.v
View File

@ -19,7 +19,6 @@ module sram_2_16_1_freepdk45(
parameter VERBOSE = 1 ; //Set to 0 to only display warnings parameter VERBOSE = 1 ; //Set to 0 to only display warnings
parameter T_HOLD = 1 ; //Delay to hold dout value after posedge. Value is arbitrary parameter T_HOLD = 1 ; //Delay to hold dout value after posedge. Value is arbitrary
module sram_2_16_1_freepdk45(
`ifdef USE_POWER_PINS `ifdef USE_POWER_PINS
inout vdd; inout vdd;
inout gnd; inout gnd;

1
compiler/tests/golden/sram_2_16_1_scn4m_subm.v
View File

@ -19,7 +19,6 @@ module sram_2_16_1_scn4m_subm(
parameter VERBOSE = 1 ; //Set to 0 to only display warnings parameter VERBOSE = 1 ; //Set to 0 to only display warnings
parameter T_HOLD = 1 ; //Delay to hold dout value after posedge. Value is arbitrary parameter T_HOLD = 1 ; //Delay to hold dout value after posedge. Value is arbitrary
module sram_2_16_1_scn4m_subm(
`ifdef USE_POWER_PINS `ifdef USE_POWER_PINS
inout vdd; inout vdd;
inout gnd; inout gnd;