luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix port data spare col

This commit is contained in:
Jesse Cirimelli-Low 2021-05-04 00:41:20 -07:00
parent 93b264bc4c
commit d0e9de1f13
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/modules/port_data.py
View File

@ -33,10 +33,12 @@ class port_data(design.design):
self.num_wmasks = int(math.ceil(self.word_size / self.write_size)) self.num_wmasks = int(math.ceil(self.word_size / self.write_size))
else: else:
self.num_wmasks = 0 self.num_wmasks = 0
if self.num_spare_cols is None or self.num_spare_cols is 0: if num_spare_cols:
self.num_spare_cols = num_spare_cols self.num_spare_cols = num_spare_cols
elif self.num_spare_cols is None:
self.num_spare_cols = 0
if not bit_offsets: if not bit_offsets:
bitcell = factory.create(module_type=OPTS.bitcell) bitcell = factory.create(module_type=OPTS.bitcell)
if(cell_properties.use_strap == True and OPTS.num_ports == 1): if(cell_properties.use_strap == True and OPTS.num_ports == 1):