mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
Redesign of pbitcell for newer process technolgies.
This commit is contained in:
@@ -43,6 +43,7 @@ class design(hierarchy_design):
|
||||
|
||||
self.poly_to_active = drc["poly_to_active"]
|
||||
self.poly_extend_active = drc["poly_extend_active"]
|
||||
self.poly_to_polycontact = drc["poly_to_polycontact"]
|
||||
self.contact_to_gate = drc["contact_to_gate"]
|
||||
self.well_enclose_active = drc["well_enclosure_active"]
|
||||
self.implant_enclose_active = drc["implant_enclosure_active"]
|
||||
|
||||
Reference in New Issue
Block a user