luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Spare cols with wmask enabled

Browse Source
This commit is contained in:
Aditi Sinha
2020-05-16 10:09:03 +00:00
parent c14190c5aa
commit c7d86b21ae
6 changed files with 185 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/port_data.py
+8 -3
View File
@@ -386,8 +386,10 @@ class port_data(design.design):
if self.write_size is not None:
for i in range(self.num_wmasks):
temp.append("wdriver_sel_{}".format(i))
for i in range(self.num_spare_cols):
temp.append("spare_wen{}".format(i))
elif self.num_spare_cols:
elif self.num_spare_cols and not self.write_size:
temp.append("w_en")
for i in range(self.num_spare_cols):
temp.append("spare_wen{}".format(i))
@@ -690,7 +692,7 @@ class port_data(design.design):
else:
debug.error("Didn't find precharge array.")
# Copy layout pins of spare columns
# Copy bitlines of spare columns
for bit in range(self.num_spare_cols):
if self.precharge_array_inst:
self.copy_layout_pin(self.precharge_array_inst,
@@ -718,7 +720,10 @@ class port_data(design.design):
for bit in range(self.num_wmasks):
# Add write driver's en_{} pins
self.copy_layout_pin(self.write_driver_array_inst, "en_{}".format(bit), "wdriver_sel_{}".format(bit))
elif self.num_spare_cols:
for bit in range(self.num_spare_cols):
# Add spare columns' en_{} pins
self.copy_layout_pin(self.write_driver_array_inst, "en_{}".format(bit + self.num_wmasks), "spare_wen{}".format(bit))
elif self.num_spare_cols and not self.write_mask_and_array_inst:
self.copy_layout_pin(self.write_driver_array_inst, "en_0", "w_en")
for bit in range(self.num_spare_cols):
self.copy_layout_pin(self.write_driver_array_inst, "en_{}".format(bit + 1), "spare_wen{}".format(bit))
compiler/modules/write_driver_array.py
+17 -5
View File
@@ -85,9 +85,9 @@ class write_driver_array(design.design):
self.add_pin(self.get_bl_name() + "_{0}".format(i), "OUTPUT")
self.add_pin(self.get_br_name() + "_{0}".format(i), "OUTPUT")
if self.write_size:
for i in range(self.num_wmasks):
for i in range(self.num_wmasks + self.num_spare_cols):
self.add_pin(self.en_name + "_{0}".format(i), "INPUT")
elif self.num_spare_cols:
elif self.num_spare_cols and not self.write_size:
for i in range(self.num_spare_cols + 1):
self.add_pin(self.en_name + "_{0}".format(i), "INPUT")
else:
@@ -124,7 +124,7 @@ class write_driver_array(design.design):
w = 0
windex+=1
elif self.num_spare_cols:
elif self.num_spare_cols and not self.write_size:
self.connect_inst([self.data_name + "_{0}".format(index),
self.get_bl_name() + "_{0}".format(index),
self.get_br_name() + "_{0}".format(index),
@@ -138,6 +138,10 @@ class write_driver_array(design.design):
for i in range(self.num_spare_cols):
index = self.word_size + i
if self.write_size:
offset = self.num_wmasks
else:
offset = 1
name = "write_driver{}".format(index)
self.driver_insts[index]=self.add_inst(name=name,
mod=self.driver)
@@ -145,7 +149,7 @@ class write_driver_array(design.design):
self.connect_inst([self.data_name + "_{0}".format(index),
self.get_bl_name() + "_{0}".format(index),
self.get_br_name() + "_{0}".format(index),
self.en_name + "_{0}".format(i + 1), "vdd", "gnd"])
self.en_name + "_{0}".format(i + offset), "vdd", "gnd"])
def place_write_array(self):
@@ -227,8 +231,16 @@ class write_driver_array(design.design):
offset=en_pin.ll(),
width=wmask_en_len - en_gap,
height=en_pin.height())
for i in range(self.num_spare_cols):
inst = self.driver_insts[self.word_size + i]
self.add_layout_pin(text=self.en_name + "_{0}".format(i + self.num_wmasks),
layer="m1",
offset=inst.get_pin(inst.mod.en_name).ll(),
width=self.single_col_width - inst.get_pin(inst.mod.en_name).width())
elif self.num_spare_cols:
elif self.num_spare_cols and not self.write_size:
# shorten enable rail to accomodate those for spare write drivers
inst = self.driver_insts[0]
self.add_layout_pin(text=self.en_name + "_{0}".format(0),