luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Changes in control logic for spare columns

This commit is contained in:
Aditi Sinha 2020-05-14 10:41:54 +00:00
parent 8bd1052fc2
commit c14190c5aa
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/modules/control_logic.py
View File

@ -36,9 +36,9 @@ class control_logic(design.design):
self.port_type = port_type
if not spare_columns:
self.num_spare_cols = spare_columns
else:
self.num_spare_cols = 0
else:
self.num_spare_cols = spare_columns
self.num_cols = word_size * words_per_row + self.num_spare_cols
self.num_words = num_rows * words_per_row