mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-01 18:48:10 +02:00
Create RBL wordline buffer with correct polarity.
This commit is contained in:
@@ -96,4 +96,4 @@ class pbuf(pgate.pgate):
|
||||
offset=a_pin.center(),
|
||||
width=a_pin.width(),
|
||||
height=a_pin.height())
|
||||
|
||||
|
||||
|
||||
Reference in New Issue
Block a user