luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use fake sram in memchar

Browse Source
This commit is contained in:
Bugra Onal
2022-08-10 12:22:47 -07:00
parent ae107b635f
commit c7975e3274
4 changed files with 68 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/b3v3_1check.log
+5
View File
@@ -0,0 +1,5 @@
BSIM3V3.1 Parameter Check
Model = p
W = 6e-07, L = 8e-07
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
compiler/tests/sram.log
+59
View File
@@ -0,0 +1,59 @@
ERROR: file testutils.py: line 266: Mismatching files:
file1=/tmp/openram_bugra_979_temp//sram_2_16_1_scn4m_subm_TT_5p0V_25C.lib
file2=/openram/compiler/tests/golden/sram_2_16_1_scn4m_subm_TT_5p0V_25C_analytical.lib
ERROR: file testutils.py: line 268: MISMATCH Line (74):
type (wmask){
!=
cell (sram____scnm_subm){
ERROR: file testutils.py: line 268: MISMATCH Line (75):
base_type : array;
!=
memory(){
ERROR: file testutils.py: line 268: MISMATCH Line (76):
data_type : bit;
!=
type : ram;
ERROR: file testutils.py: line 268: MISMATCH Line (77):
bit_width : ;
!=
address_width : ;
ERROR: file testutils.py: line 268: MISMATCH Line (78):
bit_from : ;
!=
word_width : ;
ERROR: file testutils.py: line 268: MISMATCH Line (79):
bit_to : ;
!=
}
ERROR: file testutils.py: line 268: MISMATCH Line (80):
}
!=
interface_timing : true;
ERROR: file testutils.py: line 268: MISMATCH Line (81):
!=
dont_use : true;
ERROR: file testutils.py: line 268: MISMATCH Line (82):
cell (sram____scnm_subm){
!=
map_only : true;
ERROR: file testutils.py: line 268: MISMATCH Line (83):
memory(){
!=
dont_touch : true;
ERROR: file testutils.py: line 268: MISMATCH Line (84):
type : ram;
!=
area : ;