luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

add vnb/vpb lvs correspondence points

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2021-06-29 02:31:56 -07:00
parent c599d8f62c
commit c36f471333
3 changed files with 21 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bitcell_base_array.py
+14 -2
View File
@@ -161,8 +161,20 @@ class bitcell_base_array(design.design):
for row in range(self.row_size):
for col in range(self.column_size):
inst = self.cell_inst[row, col]
for pin_name in ["vdd", "gnd"]:
self.copy_layout_pin(inst, pin_name)
if row == 2: #add only 1 label per col
for pin_name in ["vdd", "gnd"]:
self.copy_layout_pin(inst, pin_name)
if 'VPB' in self.cell_inst[row, col].mod.pins:
self.add_label("gnd", inst.get_pin("vpb").layer, inst.get_pin("vpb").ll())
if 'VNB' in self.cell_inst[row, col].mod.pins:
try:
from tech import layer_override
if layer_override['VNB\x00']:
inst.get_pin("vnb").layer = layer_override['VNB\x00']
except:
pass
self.add_label("vdd", inst.get_pin("vnb").layer, inst.get_pin("vnb").ll())
def _adjust_x_offset(self, xoffset, col, col_offset):
tempx = xoffset