luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix syntax error for dual port

This commit is contained in:
mrg 2020-08-26 09:54:41 -07:00
parent e92337ddaf
commit c321d85595
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
compiler/modules/replica_bitcell_array.py
View File

@ -495,14 +495,17 @@ class replica_bitcell_array(bitcell_base_array.bitcell_base_array):
else: else:
return self.wordline_names[port] return self.wordline_names[port]
def get_all_wordline_names(self): def get_all_wordline_names(self, port=None):
""" Return all the wordline names """ """ Return all the wordline names """
temp = [] temp = []
temp.extend(self.get_dummy_wordline_names(0)) temp.extend(self.get_dummy_wordline_names(0))
temp.extend(self.get_rbl_wordline_names(0)) temp.extend(self.get_rbl_wordline_names(0))
temp.extend(self.all_wordline_names) if port == None:
temp.extend(self.all_wordline_names)
else:
temp.extend(self.wordline_names[port])
if len(self.all_ports) > 1: if len(self.all_ports) > 1:
temp.extend(self.rbl_wordline_names(1)) temp.extend(self.get_rbl_wordline_names(1))
temp.extend(self.get_dummy_wordline_names(1)) temp.extend(self.get_dummy_wordline_names(1))
return temp return temp