luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Performed clean up and added comments.

Browse Source
This commit is contained in:
jsowash
2019-08-19 08:57:05 -07:00
parent a28c9fed8b
commit c19bada8df
3 changed files with 19 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
-9
View File
@@ -700,15 +700,6 @@ class bank(design.design):
offset=data_pin.center(),
height=data_pin.height(),
width=data_pin.width())
#
# if self.word_size is not None:
# for bit in range(self.num_wmasks):
# wmask_pin = self.port_data_inst[port].get_pin("bank_wmask_{0}".format(bit))
# self.add_layout_pin_rect_center(text="bank_wmask{0}_{1}".format(port, bit),
# layer=wmask_pin.layer,
# offset=wmask_pin.center(),
# height=wmask_pin.height(),
# width=wmask_pin.width())
def route_port_address_in(self, port):
compiler/modules/port_data.py
+2 -1
View File
@@ -459,12 +459,13 @@ class port_data(design.design):
# the wdriver_sel_{} pin in the write driver AND array.
spacing = 2*drc("metal2_to_metal2")
if bit == 0:
# When the write mask output pin is right of the bitline, the target is found
while (wmask_out_pin.lx() > inst2.get_pin("data_{0}".format(loc)).rx()):
loc += 1
length = inst2.get_pin("data_{0}".format(loc)).rx() + spacing
else:
next_loc = loc + ( bit*self.write_size )
next_loc = loc + (bit * self.write_size)
length = inst2.get_pin("data_{0}".format(next_loc)).rx() + spacing
beg_pos = wmask_out_pin.center()