luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

double length of delay chain as well

This commit is contained in:
samuelkcrow 2022-06-16 11:45:02 -07:00
parent 06254fae72
commit b9b57ab6b3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/control_logic_delay.py
View File

@ -151,7 +151,7 @@ class control_logic_delay(design.design):
debug.check(OPTS.delay_chain_stages % 2,
"Must use odd number of delay chain stages for inverting delay chain.")
self.multi_delay_chain=factory.create(module_type = "multi_delay_chain",
fanout_list = 14 * [ OPTS.delay_chain_fanout_per_stage ],
fanout_list = 28 * [ OPTS.delay_chain_fanout_per_stage ], # TODO: generate this programatically
pinout_list = [2, 12, 14, 28]) # TODO: generate this list programatically
# not being used