luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use OPTS.precharge instead of hard coded precharge.

Browse Source
This commit is contained in:
mrg
2021-03-15 09:44:14 -07:00
parent db118beeba
commit b6f3fbdd1f
3 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/port_data.py
+1 -1
View File
@@ -275,7 +275,7 @@ class port_data(design.design):
self.br_names = self.bitcell.get_all_br_names()
self.wl_names = self.bitcell.get_all_wl_names()
# used for bl/br names
self.precharge = factory.create(module_type="precharge",
self.precharge = factory.create(module_type=OPTS.precharge,
bitcell_bl=self.bl_names[0],
bitcell_br=self.br_names[0])
compiler/modules/precharge_array.py
+1 -1
View File
@@ -72,7 +72,7 @@ class precharge_array(design.design):
self.DRC_LVS()
def add_modules(self):
self.pc_cell = factory.create(module_type="precharge",
self.pc_cell = factory.create(module_type=OPTS.precharge,
size=self.size,
bitcell_bl=self.bitcell_bl,
bitcell_br=self.bitcell_br)