luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added fix for column mux lib generation.:

This commit is contained in:
jsowash 2019-09-03 11:50:39 -07:00
parent 4a8ec7a687
commit b5ca417b26
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/base/hierarchy_spice.py
View File

@ -319,13 +319,13 @@ class spice():
corner_slew = SLEW_APPROXIMATION*corner_delay corner_slew = SLEW_APPROXIMATION*corner_delay
return delay_data(corner_delay, corner_slew) return delay_data(corner_delay, corner_slew)
def get_stage_effort(self, corner, slew, load=0.0): def get_stage_effort(self, cout, inp_is_rise=True):
"""Inform users undefined delay module while building new modules""" """Inform users undefined delay module while building new modules"""
debug.warning("Design Class {0} logical effort function needs to be defined" debug.warning("Design Class {0} logical effort function needs to be defined"
.format(self.__class__.__name__)) .format(self.__class__.__name__))
debug.warning("Class {0} name {1}" debug.warning("Class {0} name {1}"
.format(self.__class__.__name__, .format(self.__class__.__name__,
self.name)) self.name))
return None return None
def get_cin(self): def get_cin(self):

4
compiler/characterizer/delay.py
View File

@ -1050,7 +1050,7 @@ class delay(simulation):
def get_address_row_number(self, probe_address): def get_address_row_number(self, probe_address):
"""Calculates wordline row number of data bit under test using address and column mux size""" """Calculates wordline row number of data bit under test using address and column mux size"""
return int(probe_address[self.sram.col_addr_size:],2) return int(probe_address[self.sram.col_addr_size:],2)
def prepare_netlist(self): def prepare_netlist(self):
@ -1285,7 +1285,7 @@ class delay(simulation):
debug.warning("Analytical characterization results are not supported for multiport.") debug.warning("Analytical characterization results are not supported for multiport.")
# Probe set to 0th bit, does not matter for analytical delay. # Probe set to 0th bit, does not matter for analytical delay.
self.set_probe('0', 0) self.set_probe('0'*self.addr_size, 0)
self.create_graph() self.create_graph()
self.set_internal_spice_names() self.set_internal_spice_names()
self.create_measurement_names() self.create_measurement_names()