luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Change tolerance to 30%

This commit is contained in:
mrg 2021-09-03 14:04:39 -07:00
parent 3f031a90db
commit b2389fe00f
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/tests/21_model_delay_test.py
View File

@ -49,7 +49,7 @@ class model_delay_test(openram_test):
debug.info(1, "Probe address {0} probe data bit {1}".format(probe_address, probe_data))
corner = (OPTS.process_corners[0], OPTS.supply_voltages[0], OPTS.temperatures[0])
d = delay(s.s, tempspice, corner)
m = elmore(s.s, tempspice, corner)
import tech
@ -77,9 +77,9 @@ class model_delay_test(openram_test):
debug.info(1,"Model Delays={}".format(model_delays))
if OPTS.tech_name == "freepdk45":
error_tolerance = 0.25
error_tolerance = 0.30
elif OPTS.tech_name == "scn4m_subm":
error_tolerance = 0.25
error_tolerance = 0.30
else:
self.assertTrue(False) # other techs fail