luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

merge custom cell and module properties

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2020-02-12 04:09:40 +00:00
parent 101eb28112
commit aedbc5f968
8 changed files with 38 additions and 50 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/dff_buf.py
+4 -3
View File
@@ -7,7 +7,8 @@
#
import debug
import design
from tech import drc,parameter,module_properties
from tech import drc,parameter
from tech import cell_properties as props
from math import log
from vector import vector
from globals import OPTS
@@ -82,14 +83,14 @@ class dff_buf(design.design):
self.add_pin("vdd", "POWER")
self.add_pin("gnd", "GROUND")
if module_properties.dff_buff.add_body_contacts:
if props.dff_buff.add_body_contacts:
self.add_pin("vpb", "INPUT")
self.add_pin("vpn", "INPUT")
def create_instances(self):
self.dff_inst=self.add_inst(name="dff_buf_dff",
mod=self.dff)
self.connect_inst(module_properties.dff_buff.buf_ports)
self.connect_inst(props.dff_buff.buf_ports)
#self.connect_inst(["D", "qint", "clk", "vdd", "gnd"])
self.inv1_inst=self.add_inst(name="dff_buf_inv1",