luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix base class error

This commit is contained in:
mrg 2020-11-02 17:41:14 -08:00
parent f9787eb878
commit aec5865d71
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/bitcells/replica_bitcell_1rw_1r.py
View File

@ -8,12 +8,10 @@
import debug import debug
import bitcell_base import bitcell_base
from tech import cell_properties as props from tech import cell_properties as props
from tech import GDS, layer
from globals import OPTS from globals import OPTS
import utils
class replica_bitcell_1rw_1r(bitcell_base): class replica_bitcell_1rw_1r(bitcell_base.bitcell_base):
""" """
A single bit cell which is forced to store a 0. A single bit cell which is forced to store a 0.
This module implements the single memory cell used in the design. It This module implements the single memory cell used in the design. It