luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Update versions of tools. Fix supply bug in predecode.

Browse Source
This commit is contained in:
mrg
2022-06-08 13:50:25 -07:00
parent cb3d7b9d5d
commit ad6633ddca
5 changed files with 16 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+3 -2
View File
@@ -95,7 +95,8 @@ def write_drc_script(cell_name, gds_name, extract, final_verification, output_pa
#f.write("gds polygon subcell true\n")
f.write("gds warning default\n")
# Flatten the transistors
f.write("gds flatglob *_?mos_m*\n")
# Bug in Netgen 1.5.194 when using this...
#f.write("gds flatglob *_?mos_m*\n")
# These two options are temporarily disabled until Tim fixes a bug in magic related
# to flattening channel routes and vias (hierarchy with no devices in it). Otherwise,
# they appear to be disconnected.
@@ -123,7 +124,7 @@ def write_drc_script(cell_name, gds_name, extract, final_verification, output_pa
# Hack to work around unit scales in SkyWater
if OPTS.tech_name=="sky130":
f.write(pre + "extract style ngspice(si)\n")
f.write(pre + "extract\n")
f.write(pre + "extract all\n")
f.write(pre + "select top cell\n")
f.write(pre + "feedback why\n")
f.write('puts "Finished extract"\n')