luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove uniqe pbitcell id since it isn't needed. Convert dos EOL to unix EOL characters. Convert python2.7 to python3 in pbitcell.

This commit is contained in:
Matt Guthaus 2018-06-29 11:49:02 -07:00
parent fa17d5e7f3
commit ac7aa4537c
2 changed files with 53 additions and 56 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
compiler/pgates/pbitcell.py
View File

@ -15,11 +15,8 @@ class pbitcell(pgate.pgate):
width = None width = None
height = None height = None
unique_id = 1
def __init__(self, num_readwrite=OPTS.rw_ports, num_write=OPTS.w_ports, num_read=OPTS.r_ports): def __init__(self, num_readwrite=OPTS.rw_ports, num_write=OPTS.w_ports, num_read=OPTS.r_ports):
name = "pbitcell_{0}RW_{1}W_{2}R_{3}".format(num_readwrite, num_write, num_read, pbitcell.unique_id) name = "pbitcell_{0}RW_{1}W_{2}R".format(num_readwrite, num_write, num_read)
pbitcell.unique_id += 1
pgate.pgate.__init__(self, name) pgate.pgate.__init__(self, name)
debug.info(2, "create a multi-port bitcell with {0} write ports and {1} read ports".format(num_write, num_read)) debug.info(2, "create a multi-port bitcell with {0} write ports and {1} read ports".format(num_write, num_read))

4
compiler/tests/05_pbitcell_array_test.py
View File

@ -1,6 +1,6 @@
#!/usr/bin/env python2.7 #!/usr/bin/env python3
""" """
Run a regresion test on a basic array Run a regression test on a basic array
""" """
import unittest import unittest