Remove debug trace

This commit is contained in:
mrg
2019-07-12 10:17:33 -07:00
parent 043018e8ba
commit aa552f8e96
+1 -1
View File
@@ -61,7 +61,7 @@ class openram_test(unittest.TestCase):
self.fail("LVS mismatch: {}".format(a.name))
# For debug...
import pdb; pdb.set_trace()
#import pdb; pdb.set_trace()
if OPTS.purge_temp:
self.cleanup()