luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Vertical gates need both well contacts.

This commit is contained in:
mrg 2020-05-13 16:54:35 -07:00
parent 4b526f0d5f
commit a305d788d7
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/pgates/pand2.py
View File

@ -32,7 +32,7 @@ class pand2(pgate.pgate):
def create_modules(self): def create_modules(self):
self.nand = factory.create(module_type="pnand2", self.nand = factory.create(module_type="pnand2",
height=self.height, height=self.height,
add_wells=False) add_wells=self.vertical)
self.inv = factory.create(module_type="pdriver", self.inv = factory.create(module_type="pdriver",
size_list=[self.size], size_list=[self.size],

2
compiler/pgates/pand3.py
View File

@ -34,7 +34,7 @@ class pand3(pgate.pgate):
# Shield the cap, but have at least a stage effort of 4 # Shield the cap, but have at least a stage effort of 4
self.nand = factory.create(module_type="pnand3", self.nand = factory.create(module_type="pnand3",
height=self.height, height=self.height,
add_wells=False) add_wells=self.vertical)
# Add the well tap to the inverter because when stacked # Add the well tap to the inverter because when stacked
# vertically it is sometimes narrower # vertically it is sometimes narrower