luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 08:27:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix capitalization in verilog golden files

Browse Source
This commit is contained in:
Matt Guthaus
2019-08-21 14:29:57 -07:00
parent 5f3ffdb8ba
commit 9f54afbf2c
12 changed files with 54 additions and 54 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/delay.py
+1 -1
View File
@@ -46,7 +46,7 @@ class delay(simulation):
self.targ_read_ports = []
self.targ_write_ports = []
self.period = 0
if self.write_size is not None:
if self.write_size:
self.num_wmasks = int(self.word_size / self.write_size)
else:
self.num_wmasks = 0
compiler/characterizer/functional.py
+4 -4
View File
@@ -34,7 +34,7 @@ class functional(simulation):
if OPTS.is_unit_test:
random.seed(12345)
if self.write_size is not None:
if self.write_size:
self.num_wmasks = int(self.word_size / self.write_size)
else:
self.num_wmasks = 0
@@ -61,7 +61,7 @@ class functional(simulation):
def initialize_wmask(self):
self.wmask = ""
if self.write_size is not None:
if self.write_size:
# initialize all wmask bits to 1
for bit in range(self.num_wmasks):
self.wmask += "1"
@@ -85,7 +85,7 @@ class functional(simulation):
return self.check_stim_results()
def write_random_memory_sequence(self):
if self.write_size is not None:
if self.write_size:
rw_ops = ["noop", "write", "partial_write", "read"]
w_ops = ["noop", "write", "partial_write"]
else:
@@ -340,7 +340,7 @@ class functional(simulation):
# Generate wmask bits
for port in self.write_ports:
if self.write_size is not None:
if self.write_size:
self.sf.write("\n* Generation of wmask signals\n")
for bit in range(self.num_wmasks):
sig_name = "WMASK{0}_{1} ".format(port, bit)
compiler/characterizer/simulation.py
+2 -2
View File
@@ -31,7 +31,7 @@ class simulation():
self.readwrite_ports = self.sram.readwrite_ports
self.read_ports = self.sram.read_ports
self.write_ports = self.sram.write_ports
if self.write_size is not None:
if self.write_size:
self.num_wmasks = int(self.word_size/self.write_size)
else:
self.num_wmasks = 0
@@ -303,7 +303,7 @@ class simulation():
for port in range(total_ports):
pin_names.append("{0}{1}".format(tech.spice["clk"], port))
if self.write_size is not None:
if self.write_size:
for port in write_index:
for bit in range(self.num_wmasks):
pin_names.append("WMASK{0}_{1}".format(port,bit))