luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-22 14:17:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

Skip phys riscv test

Browse Source
This commit is contained in:
mrg
2020-06-25 17:31:23 -07:00
parent f11afaa63d
commit 9eb1b500ea
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/50_riscv_phys_test.py
+2 -2
View File
@@ -15,8 +15,8 @@ from globals import OPTS
from sram_factory import factory from sram_factory import factory
import debug import debug
#@unittest.skip("SKIPPING 22_sram_1rw_1r_1bank_nomux_func_test") @unittest.skip("SKIPPING 50_riscv_phys_test")
class psram_1bank_nomux_func_test(openram_test): class riscv_phys_test(openram_test):
def runTest(self): def runTest(self):
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME")) config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))