mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-31 18:25:18 +02:00
Bus code converted to pins. Fix layers on control signal routes in bank.
This commit is contained in:
@@ -10,6 +10,7 @@ import debug
|
||||
from vector import vector
|
||||
from sram_factory import factory
|
||||
from globals import OPTS
|
||||
from tech import layer
|
||||
|
||||
|
||||
class precharge_array(design.design):
|
||||
|
||||
Reference in New Issue
Block a user