luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed formatting on all files

Browse Source
This commit is contained in:
Gary Mejia
2023-06-14 12:28:36 -07:00
parent b9e61f346a
commit 9a36cce7ae
3 changed files with 4 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/sram_1bank.py
-5
View File
@@ -25,14 +25,9 @@ class sram_1bank(design, verilog, lef):
Procedures specific to a one bank SRAM.
"""
def __init__(self, name, sram_config):
print("sram_1bank debug: init")
design.__init__(self, name)
print("sram_1bank debug: design init")
lef.__init__(self, ["m1", "m2", "m3", "m4"])
print("sram_1bank debug: lef init")
verilog.__init__(self)
print("sram_1bank debug: verilog init")
self.sram_config = sram_config
sram_config.set_local_config(self)