mirror of https://github.com/VLSIDA/OpenRAM.git
Unrotate vias in delay chain
This commit is contained in:
parent
5a065cf701
commit
93a6247f26
|
|
@ -186,7 +186,7 @@ class delay_chain(design.design):
|
||||||
continue
|
continue
|
||||||
for pin_name in ["vdd", "gnd"]:
|
for pin_name in ["vdd", "gnd"]:
|
||||||
pin = load.get_pin(pin_name)
|
pin = load.get_pin(pin_name)
|
||||||
self.add_power_pin(pin_name, pin.rc(),rotate=0)
|
self.add_power_pin(pin_name, pin.rc())
|
||||||
else:
|
else:
|
||||||
# We have an even number of rows, so need to get the last gnd rail
|
# We have an even number of rows, so need to get the last gnd rail
|
||||||
inv = self.driver_inst_list[-1]
|
inv = self.driver_inst_list[-1]
|
||||||
|
|
@ -195,7 +195,7 @@ class delay_chain(design.design):
|
||||||
continue
|
continue
|
||||||
pin_name = "gnd"
|
pin_name = "gnd"
|
||||||
pin = load.get_pin(pin_name)
|
pin = load.get_pin(pin_name)
|
||||||
self.add_power_pin(pin_name, pin.rc(),rotate=0)
|
self.add_power_pin(pin_name, pin.rc())
|
||||||
|
|
||||||
|
|
||||||
# input is A pin of first inverter
|
# input is A pin of first inverter
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue