mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
Move precharge vdd pin to left edge.
This commit is contained in:
@@ -67,14 +67,14 @@ class precharge(pgate.pgate):
|
||||
vdd_pos = vector(pmos_pin.cx(), vdd_position.y + 0.5*self.m1_width)
|
||||
self.add_path("metal1", [pmos_pin.uc(), vdd_pos])
|
||||
|
||||
# Always drop to M1
|
||||
# Add the M1->M2->M3 stack at the left edge
|
||||
self.add_via_center(layers=("metal1", "via1", "metal2"),
|
||||
offset=vdd_pos)
|
||||
offset=vdd_pos.scale(0,1))
|
||||
self.add_via_center(layers=("metal2", "via2", "metal3"),
|
||||
offset=vdd_pos)
|
||||
offset=vdd_pos.scale(0,1))
|
||||
self.add_layout_pin_rect_center(text="vdd",
|
||||
layer="metal3",
|
||||
offset=vdd_pos)
|
||||
offset=vdd_pos.scale(0,1))
|
||||
|
||||
|
||||
def add_ptx(self):
|
||||
|
||||
Reference in New Issue
Block a user