luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix missing update for left RBL offset

This commit is contained in:
mrg 2020-10-08 16:40:53 -07:00
parent b0b15e8151
commit 8d5db50062
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/replica_bitcell_array.py
View File

@ -440,7 +440,7 @@ class replica_bitcell_array(bitcell_base_array.bitcell_base_array):
else:
offset = self.bitcell_array_inst.lr() + self.bitcell_offset.scale(bit, -self.rbl[0] - (self.col_end_offset.y/self.cell.height)) + self.strap_offset.scale(bit, -self.rbl[0] - 1)
self.replica_col_insts[len(self.left_rbl) + bit].place(offset)
self.replica_col_insts[self.rbl[0] + bit].place(offset)
# Replica dummy rows
# Add the dummy rows even if we aren't adding the replica column to this bitcell array