luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

PEP8 and small fix

This commit is contained in:
mrg 2020-11-18 14:01:25 -08:00
parent 8507881ea8
commit 8c72d3f2e7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/base/design.py
View File

@ -28,7 +28,7 @@ class design(hierarchy_design):
# depending on the number of ports. # depending on the number of ports.
if name in props.names: if name in props.names:
if isinstance(name , list): if type(name) is list:
num_ports = OPTS.num_rw_ports + OPTS.num_r_ports + OPTS.num_w_ports num_ports = OPTS.num_rw_ports + OPTS.num_r_ports + OPTS.num_w_ports
cell_name = props.names[name][num_ports] cell_name = props.names[name][num_ports]
else: else: