mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 07:43:32 +02:00
Use OPTS.bitcell everywhere
This commit is contained in:
@@ -21,7 +21,7 @@ class hierarchical_predecode(design.design):
|
||||
def __init__(self, name, input_number, height=None):
|
||||
self.number_of_inputs = input_number
|
||||
|
||||
b = factory.create(module_type="bitcell")
|
||||
b = factory.create(module_type=OPTS.bitcell)
|
||||
|
||||
if not height:
|
||||
self.cell_height = b.height
|
||||
|
||||
Reference in New Issue
Block a user