luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 07:13:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix pinv drc bug

Browse Source
This commit is contained in:
jcirimel
2020-04-18 05:34:55 -07:00
parent 1f094b03bc
commit 85bc801689
1 changed files with 6 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/pgates/pinv.py
+6 -3
View File
@@ -183,14 +183,17 @@ class pinv(pgate.pgate):
for bin in valid_pmos:
if bin[0]/bin[1] < pmos_height_available:
self.pmos_width = valid_nmos[0][0]
self.tx_mults = valid_pmos[0][1]
self.pmos_width = bin[0]/bin[1]
pmos_mults = valid_pmos[0][1]
break
for bin in valid_nmos:
if bin[0]/bin[1] < nmos_height_available:
self.nmos_width = valid_nmos[0][0]
self.nmos_width = bin[0]/bin[1]
nmos_mults = valid_pmos[0][1]
break
self.tx_mults = max(pmos_mults, nmos_mults)
def add_ptx(self):
""" Create the PMOS and NMOS transistors. """