luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Convert vcg and nets to ordered dict

This commit is contained in:
Matt Guthaus 2019-08-29 16:06:34 -07:00
parent c1906ade3f
commit 7fe9e5704d
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
compiler/base/hierarchy_layout.py
View File

@ -6,6 +6,7 @@
# All rights reserved. # All rights reserved.
# #
import itertools import itertools
import collections
import geometry import geometry
import gdsMill import gdsMill
import debug import debug
@ -839,10 +840,10 @@ class layout():
#hcg = {} #hcg = {}
# Initialize the vertical conflict graph (vcg) and make a list of all pins # Initialize the vertical conflict graph (vcg) and make a list of all pins
vcg = {} vcg = collections.OrderedDict()
# Create names for the nets for the graphs # Create names for the nets for the graphs
nets = {} nets = collections.OrderedDict()
index = 0 index = 0
#print(netlist) #print(netlist)
for pin_list in netlist: for pin_list in netlist: