mirror of https://github.com/VLSIDA/OpenRAM.git
fix
This commit is contained in:
parent
8f955207d3
commit
7fe0f647ef
|
|
@ -42,7 +42,7 @@ class sram():
|
||||||
|
|
||||||
if self.num_banks != 1:
|
if self.num_banks != 1:
|
||||||
from sram_multibank import sram_multibank
|
from sram_multibank import sram_multibank
|
||||||
mb = sram_multibank(s)
|
mb = sram_multibank(self.s)
|
||||||
mb.verilog_write()
|
mb.verilog_write()
|
||||||
|
|
||||||
self.s.create_netlist()
|
self.s.create_netlist()
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue