luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove cell rename during DRC. Keep flatten.

Browse Source
This commit is contained in:
Matt Guthaus
2018-09-05 16:00:48 -07:00
parent ee05865919
commit 7ead566154
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+3 -3
View File
@@ -43,9 +43,9 @@ def write_magic_script(cell_name, gds_name, extract=False):
# (e.g. with routes)
f.write("flatten {}_new\n".format(cell_name))
f.write("load {}_new\n".format(cell_name))
f.write("cellname rename {0}_new {0}\n".format(cell_name))
f.write("load {}\n".format(cell_name))
f.write("writeall force\n")
#f.write("cellname rename {0}_new {0}\n".format(cell_name))
#f.write("load {}\n".format(cell_name))
f.write("writeall force {0}_new\n".format(cell_name))
f.write("drc check\n")
f.write("drc catchup\n")
f.write("drc count total\n")