luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

replica col arrangement done

Browse Source
This commit is contained in:
jcirimel
2020-09-23 04:51:09 -07:00
parent 7f8edf6d7c
commit 7afe3ea52c
5 changed files with 89 additions and 57 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bitcell_array.py
+2 -11
View File
@@ -52,17 +52,8 @@ class bitcell_array(bitcell_base_array):
self.add_mod(self.cell)
else:
#self.add_mod(factory.create(module_type="s8_corner", location = "ul"))
#self.add_mod(factory.create(module_type="s8_corner", location = "ur"))
#self.add_mod(factory.create(module_type="s8_corner", location = "ll"))
#self.add_mod(factory.create(module_type="s8_corner", location = "lr"))
#self.add_mod(factory.create(module_type="s8_col_end", version = "colenda"))
#self.add_mod(factory.create(module_type="s8_col_end", version = "colenda"))
#self.add_mod(factory.create(module_type="s8_col_end", version = "colend_p_cent"))
#self.add_mod(factory.create(module_type="s8_col_end", version = "colenda_p_cent"))
self.add_mod(factory.create(module_type="s8_bitcell", version = "opt1"))
self.cell = factory.create(module_type="s8_bitcell", version = "opt1")
self.add_mod(self.cell)
self.add_mod(factory.create(module_type="s8_bitcell", version = "opt1a"))
self.add_mod(factory.create(module_type="s8_internal", version = "wlstrap"))