luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-08 04:11:47 +02:00
Code Issues Packages Projects Releases Wiki Activity

Update unit tests to load verify after config file. Start magic DRC.

Browse Source
This commit is contained in:
Matt Guthaus
2018-01-12 10:24:49 -08:00
parent e0a6b59773
commit 7a172873a3
55 changed files with 131 additions and 284 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/00_code_format_check_test.py
+1 -6
View File
@@ -2,15 +2,10 @@
import unittest
from testutils import header
import sys,os
import sys,os,re
sys.path.append(os.path.join(sys.path[0],".."))
import globals
import debug
import verify
import re
#@unittest.skip("SKIPPING 00_format check test")
class code_format_test(unittest.TestCase):
"Run a test to check for tabs instead of spaces in the all source files."
compiler/tests/01_library_drc_test.py
+3 -8
View File
@@ -3,22 +3,17 @@
import unittest
from testutils import header
import sys,os
import sys,os,re
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import re
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 01_library_drc_test")
class library_drc_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
import verify
(gds_dir, gds_files) = setup_files()
drc_errors = 0
compiler/tests/02_library_lvs_test.py
+3 -9
View File
@@ -3,23 +3,17 @@
import unittest
from testutils import header
import sys,os
import sys,os,re
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import re
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 02_lvs_test")
class library_lvs_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
import verify
(gds_dir, sp_dir, allnames) = setup_files()
lvs_errors = 0
debug.info(1, "Performing LVS on: " + ", ".join(allnames))
compiler/tests/03_contact_test.py
+3 -6
View File
@@ -6,18 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_contact_test")
class contact_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import contact
compiler/tests/03_path_test.py
+3 -6
View File
@@ -6,18 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_path_test")
class path_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import path
compiler/tests/03_ptx_1finger_nmos_test.py
+3 -7
View File
@@ -6,19 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_ptx_test")
class ptx_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import ptx
compiler/tests/03_ptx_1finger_pmos_test.py
+3 -7
View File
@@ -6,19 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_ptx_test")
class ptx_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import ptx
compiler/tests/03_ptx_3finger_nmos_test.py
+3 -7
View File
@@ -6,19 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_ptx_test")
class ptx_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import ptx
compiler/tests/03_ptx_3finger_pmos_test.py
+3 -7
View File
@@ -6,19 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_ptx_test")
class ptx_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import ptx
compiler/tests/03_ptx_4finger_nmos_test.py
+3 -7
View File
@@ -6,19 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_ptx_test")
class ptx_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import ptx
compiler/tests/03_ptx_4finger_pmos_test.py
+3 -7
View File
@@ -6,19 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_ptx_test")
class ptx_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import ptx
compiler/tests/03_wire_test.py
+3 -6
View File
@@ -6,18 +6,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 03_wire_test")
class wire_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import wire
compiler/tests/04_pinv_10x_test.py
+3 -6
View File
@@ -8,18 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pinv_test")
class pinv_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import pinv
compiler/tests/04_pinv_1x_beta_test.py
+3 -6
View File
@@ -8,18 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pinv_test")
class pinv_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import pinv
compiler/tests/04_pinv_1x_test.py
+5 -8
View File
@@ -1,26 +1,23 @@
#!/usr/bin/env python2.7
"""
Run regresion tests on a parameterized inverter
Run regression tests on a parameterized inverter
"""
import unittest
from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pinv_test")
class pinv_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import pinv
import tech
compiler/tests/04_pinv_2x_test.py
+3 -6
View File
@@ -8,18 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pinv_test")
class pinv_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import pinv
compiler/tests/04_pnand2_test.py
+3 -8
View File
@@ -10,20 +10,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import sys
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pnand2_test")
class pnand2_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import pnand2
compiler/tests/04_pnand3_test.py
+3 -5
View File
@@ -10,17 +10,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pnand3_test")
class pnand3_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import pnand3
compiler/tests/04_pnor2_test.py
+3 -8
View File
@@ -10,20 +10,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import sys
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_pnor2_test")
class pnor2_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import pnor2
compiler/tests/04_precharge_test.py
+3 -5
View File
@@ -8,17 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import sys
OPTS = globals.OPTS
class precharge_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import precharge
compiler/tests/04_wordline_driver_test.py
+3 -6
View File
@@ -8,20 +8,17 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import sys
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_driver_test")
class wordline_driver_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import wordline_driver
compiler/tests/05_bitcell_array_test.py
+3 -5
View File
@@ -8,19 +8,17 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 05_array_test")
class array_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import bitcell_array
compiler/tests/06_hierarchical_decoder_test.py
+3 -4
View File
@@ -8,16 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
class hierarchical_decoder_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import hierarchical_decoder
compiler/tests/06_hierarchical_predecode2x4_test.py
+3 -5
View File
@@ -8,17 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
class hierarchical_predecode2x4_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import hierarchical_predecode2x4 as pre
compiler/tests/06_hierarchical_predecode3x8_test.py
+3 -5
View File
@@ -8,17 +8,15 @@ from testutils import header
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
OPTS = globals.OPTS
class hierarchical_predecode3x8_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import hierarchical_predecode3x8 as pre
compiler/tests/07_single_level_column_mux_array_test.py
+2 -3
View File
@@ -10,14 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class single_level_column_mux_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import single_level_column_mux_array
compiler/tests/08_precharge_array_test.py
+2 -5
View File
@@ -10,16 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 08_precharge_test")
class precharge_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import precharge_array
compiler/tests/09_sense_amp_array_test.py
+2 -4
View File
@@ -10,15 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 09_sense_amp_test")
class sense_amp_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import sense_amp_array
compiler/tests/10_write_driver_array_test.py
+2 -4
View File
@@ -10,15 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 10_write_driver_test")
class write_driver_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import write_driver_array
compiler/tests/11_ms_flop_array_test.py
+2 -5
View File
@@ -10,16 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import importlib
#@unittest.skip("SKIPPING 20_sram_test")
class dff_array_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
OPTS.check_lvsdrc = False
import ms_flop_array
compiler/tests/12_tri_gate_array_test.py
+2 -3
View File
@@ -10,14 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class tri_gate_array_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import tri_gate_array
compiler/tests/13_delay_chain_test.py
+2 -3
View File
@@ -10,14 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 14_delay_chain_test")
class delay_chain_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import delay_chain
compiler/tests/14_replica_bitline_test.py
+2 -6
View File
@@ -10,17 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
import importlib
#@unittest.skip("SKIPPING 14_delay_chain_test")
class replica_bitline_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import replica_bitline
compiler/tests/16_control_logic_test.py
+2 -2
View File
@@ -10,13 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class control_logic_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import control_logic
compiler/tests/19_multi_bank_test.py
+2 -2
View File
@@ -10,13 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class multi_bank_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import bank
compiler/tests/19_single_bank_test.py
+2 -5
View File
@@ -10,16 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 20_sram_test")
class single_bank_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import bank
compiler/tests/20_sram_1bank_test.py
+2 -5
View File
@@ -10,16 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 20_sram_test")
class sram_1bank_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import sram
compiler/tests/20_sram_2bank_test.py
+2 -5
View File
@@ -10,16 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 20_sram_test")
class sram_2bank_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import sram
compiler/tests/20_sram_4bank_test.py
+2 -5
View File
@@ -10,16 +10,13 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 20_sram_test")
class sram_4bank_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
global verify
import verify
OPTS.check_lvsdrc = False
import sram
compiler/tests/21_hspice_delay_test.py
-5
View File
@@ -10,16 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 21_timing_sram_test")
class timing_sram_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.spice_name="hspice"
OPTS.analytical_delay = False
compiler/tests/21_hspice_setuphold_test.py
-6
View File
@@ -10,17 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 21_timing_sram_test")
class timing_setup_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.spice_name="hspice"
OPTS.analytical_delay = False
compiler/tests/21_ngspice_delay_test.py
-3
View File
@@ -10,14 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 21_ngspice_delay_test")
class timing_sram_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.spice_name="ngspice"
OPTS.analytical_delay = False
compiler/tests/21_ngspice_setuphold_test.py
-6
View File
@@ -10,17 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 21_timing_sram_test")
class timing_setup_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.spice_name="ngspice"
OPTS.analytical_delay = False
compiler/tests/22_pex_func_test_with_pinv.py
+2 -2
View File
@@ -10,14 +10,14 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
@unittest.skip("SKIPPING 22_sram_func_test")
class sram_func_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
global verify
import verify
self.func_test(bank_num=1)
self.func_test(bank_num=2)
compiler/tests/22_sram_func_test.py
-6
View File
@@ -10,17 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
#@unittest.skip("SKIPPING 21_timing_sram_test")
class sram_func_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.spice_name="hspice"
OPTS.analytical_delay = False
compiler/tests/23_lib_sram_model_test.py
-2
View File
@@ -10,13 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class lib_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
import sram
compiler/tests/23_lib_sram_prune_test.py
-2
View File
@@ -10,13 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class lib_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.spice_name="hspice"
OPTS.analytical_delay = False
compiler/tests/23_lib_sram_test.py
-2
View File
@@ -10,13 +10,11 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class lib_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
# we will manually run lvs/drc
OPTS.check_lvsdrc = False
OPTS.analytical_delay = False
OPTS.trim_netlist = False
compiler/tests/24_lef_sram_test.py
-2
View File
@@ -10,8 +10,6 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class lef_test(unittest.TestCase):
compiler/tests/25_verilog_sram_test.py
-2
View File
@@ -10,8 +10,6 @@ sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import verify
class verilog_test(unittest.TestCase):
compiler/tests/30_openram_test.py
+1 -4
View File
@@ -7,14 +7,11 @@ check that these files are right.
import unittest
from testutils import header
import sys,os
import sys,os,re,shutil
sys.path.append(os.path.join(sys.path[0],".."))
import globals
from globals import OPTS
import debug
import os
import re
import shutil
class openram_test(unittest.TestCase):