luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Change priority of debug info for DRC/LVS.

This commit is contained in:
mguthaus 2018-02-25 11:14:31 -08:00
parent 322f354878
commit 7a14cf16e0
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/verify/calibre.py
View File

@ -103,7 +103,7 @@ def run_drc(cell_name, gds_name):
OPTS.openram_temp,
errfile,
outfile)
debug.info(1, cmd)
debug.info(2, cmd)
os.system(cmd)
os.chdir(cwd)
@ -191,7 +191,7 @@ def run_lvs(cell_name, gds_name, sp_name, final_verification=False):
OPTS.openram_temp,
errfile,
outfile)
debug.info(1, cmd)
debug.info(2, cmd)
os.system(cmd)
os.chdir(cwd)

4
compiler/verify/magic.py
View File

@ -152,7 +152,7 @@ def run_drc(cell_name, gds_name, extract=False):
cmd = "{0}run_drc.sh 2> {1} 1> {2}".format(OPTS.openram_temp,
errfile,
outfile)
debug.info(1, cmd)
debug.info(2, cmd)
os.system(cmd)
os.chdir(cwd)
@ -204,7 +204,7 @@ def run_lvs(cell_name, gds_name, sp_name, final_verification=False):
cmd = "{0}run_lvs.sh lvs 2> {1} 1> {2}".format(OPTS.openram_temp,
errfile,
outfile)
debug.info(1, cmd)
debug.info(2, cmd)
os.system(cmd)
os.chdir(cwd)